

# CSD97396Q4M 同步降压 NexFET™ 功率级

## 1 特性

- 15A 电流下超过 93% 的系统效率
- 最大额定持续电流 30A, 峰值 65A
- 高频运行 (高达 2MHz)
- 高密度 – 3.5mm x 4.5mm 小外形尺寸无引线封装 (SON) 尺寸
- 超低电感封装
- 系统优化的 PCB 封装
- 超低静态 (ULQ) 电流模式
- 与 3.3V 和 5V 脉宽调制 (PWM) 信号兼容
- 支持强制连续传导模式 (FCCM) 的二极管仿真模式
- 输入电压高达 24V
- 三态 PWM 输入
- 集成型自举二极管
- 击穿保护
- 符合 RoHS 绿色环保标准-无铅引脚镀层
- 无卤素

## 2 应用范围

- 超级本/笔记本 DC/DC 转换器
- 多相 Vcore 和 DDR 解决方案
- 在网络互联、电信、和计算系统中的负载点同步降压

## 3 说明


CSD97396Q4M NexFET™ 功率级的设计经过高度优化，适用于高功率、高密度同步降压转换器。这个产品集成了驱动器集成电路 (IC) 和 NexFET 技术来完善功率级开关功能。此驱动器 IC 具有一个内置可选二极管仿真功能，此功能可启用断续传导模式 (DCM) 运行来提升轻负载效率。此外，驱动器 IC 支持 ULQ 模式，此模式支持针对 Windows®8 的联网待机功能。借助于三态 PWM 输入，静态电流可减少至 130µA，并支持立即响应。当 SKIP# 保持在三态时，电流可减少至 8µA（恢复切换通常需要 20µs）。这个组合在小型 3.5 x 4.5mm 外形尺寸封装中实现具有高电流、高效和高速开关功能的器件。此外，印刷电路板 (PCB) 封装已经过优化，可帮助减少设计时间并简化总体系统设计的完成。

### 器件信息<sup>(1)</sup>


订货编号	封装	介质和数量
CSD97396Q4M	SON 3.5mm x 4.5mm	13 英寸卷带 2500
CSD97396Q4MT	塑料封装	7 英寸卷带 250

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

应用图表



典型功率级效率与功率损耗



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.


## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	<b>8</b>	<b>Application and Implementation</b>	<b>9</b>
<b>2</b>	<b>应用范围</b>	<b>1</b>	8.1	Application Information	9
<b>3</b>	<b>说明</b>	<b>1</b>	8.2	Typical Application	9
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	8.3	System Example	12
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>9</b>	<b>Layout</b>	<b>14</b>
<b>6</b>	<b>Specifications</b>	<b>4</b>	9.1	Layout Guidelines	14
6.1	Absolute Maximum Ratings	4	9.2	Layout Example	14
6.2	ESD Ratings	4	9.3	Thermal Considerations	14
6.3	Recommended Operating Conditions	4	<b>10</b>	<b>器件和文档支持</b>	<b>15</b>
6.4	Thermal Information	4	10.1	社区资源	15
6.5	Electrical Characteristics	5	10.2	商标	15
<b>7</b>	<b>Detailed Description</b>	<b>6</b>	10.3	静电放电警告	15
7.1	Overview	6	10.4	Glossary	15
7.2	Functional Block Diagram	6	<b>11</b>	<b>机械、封装和可订购信息</b>	<b>16</b>
7.3	Feature Description	6	11.1	机械制图	16
7.4	Device Functional Modes	8	11.2	建议印刷电路板 (PCB) 焊盘图案	17
			11.3	建议模板开口	17

## 4 修订历史记录

日期	修订版本	注释
2015 年 12 月	*	最初发布版本。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1	SKIP#	This pin enables the Diode Emulation function. When this pin is held low, diode emulation mode is enabled for the Sync FET. When SKIP# is high, the CSD97396Q4M operates in forced continuous conduction mode. A tri-state voltage on SKIP# puts the driver into a very low power state.
2	V <sub>DD</sub>	Supply voltage to gate drivers and internal circuitry.
3	P <sub>GND</sub>	Power ground, needs to be connected to Pin 9 and PCB
4	V <sub>SW</sub>	Voltage switching node – pin connection to the output inductor.
5	V <sub>IN</sub>	Input voltage pin. Connect input capacitors close to this pin.
6	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1 $\mu$ F 16 V X5R, ceramic cap from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is internally connected to V <sub>SW</sub> .
7	BOOT	
8	PWM	Pulse width modulated 3-state input from external controller. Logic low sets Control FET gate low and Sync FET gate high. Logic high sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the Tri-State Shutdown Hold-off Time ( $t_{3HT}$ )
9	P <sub>GND</sub>	Power Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{IN}$ to $P_{GND}$		-0.3	30	V
$V_{SW}$ to $P_{GND}$ , $V_{IN}$ to $V_{SW}$		-0.3	30	V
$V_{SW}$ to $P_{GND}$ , $V_{IN}$ to $V_{SW}$ (<10 ns)		-7	33	V
$V_{DD}$ to $P_{GND}$		-0.3	6	V
PWM, SKIP# to $P_{GND}$		-0.3	6	V
BOOT to $P_{GND}$		-0.3	35	V
BOOT to $P_{GND}$ (<10 ns)		-2	38	V
BOOT to BOOT_R		-0.3	6	V
BOOT to BOOT_R (duty cycle <0.2%)			8	V
$P_D$	Power dissipation		8	W
$T_J$	Operating temperature	-40	150	°C
$T_{stg}$	Storage temperature	-55	150	°C

- (1) Stresses above those listed in *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM) <sup>(1)</sup>	V
		Charged device model (CDM) <sup>(2)</sup>	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

$T_A = 25^\circ\text{C}$  (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Gate drive voltage	4.5	5.5	V
$V_{IN}$	Input supply voltage <sup>(1)</sup>		24	V
$I_{OUT}$	Continuous output current	$V_{IN} = 12 \text{ V}$ , $V_{DD} = 5 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ , $f_{SW} = 500 \text{ kHz}$ , $L_{OUT} = 0.29 \mu\text{H}$ <sup>(2)</sup>	30	A
$I_{OUT-PK}$	Peak output current <sup>(3)</sup>		65	A
$f_{SW}$	Switching frequency	$C_{BST} = 0.1 \mu\text{F}$ (min)	2000	kHz
	On-time duty cycle		85%	
	Minimum PWM on-time	40		ns
	Operating temperature	-40	125	°C

(1) Operating at high  $V_{IN}$  can create excessive AC voltage overshoots on the switch node ( $V_{SW}$ ) during MOSFET switching transients. For reliable operation, the switch node ( $V_{SW}$ ) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

(2) Measurement made with six 10  $\mu\text{F}$  (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across  $V_{IN}$  to  $P_{GND}$  pins.

(3) System conditions as defined in Note 2. Peak Output Current is applied for  $t_p = 10 \text{ ms}$ , duty cycle  $\leq 1\%$

### 6.4 Thermal Information

$T_A = 25^\circ\text{C}$  (unless otherwise noted)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) <sup>(1)</sup>			22.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(2)</sup>			2.5	°C/W

(1)  $R_{\theta JC}$  is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch, 0.06 inch (1.52 mm) thick FR4 board.

(2)  $R_{\theta JB}$  value based on hottest board temperature within 1 mm of the package.

## 6.5 Electrical Characteristics

$T_A = 25^\circ\text{C}$ ,  $V_{DD} = \text{POR}$  to 5.5 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>P<sub>LOSS</sub></b>					
Power Loss <sup>(1)</sup>	$V_{IN} = 12 \text{ V}$ , $V_{DD} = 5 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ , $I_{OUT} = 15 \text{ A}$ , $f_{SW} = 500 \text{ kHz}$ , $L_{OUT} = 0.29 \mu\text{H}$ , $T_J = 25^\circ\text{C}$		1.9		W
Power Loss <sup>(2)</sup>	$V_{IN} = 19 \text{ V}$ , $V_{DD} = 5 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ , $I_{OUT} = 15 \text{ A}$ , $f_{SW} = 500 \text{ kHz}$ , $L_{OUT} = 0.29 \mu\text{H}$ , $T_J = 25^\circ\text{C}$		2.2		W
Power Loss <sup>(2)</sup>	$V_{IN} = 19 \text{ V}$ , $V_{DD} = 5 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ , $I_{OUT} = 15 \text{ A}$ , $f_{SW} = 500 \text{ kHz}$ , $L_{OUT} = 0.29 \mu\text{H}$ , $T_J = 125^\circ\text{C}$		2.6		W
<b>V<sub>IN</sub></b>					
$I_Q$	$V_{IN}$ quiescent current	PWM = Floating, $V_{DD} = 5 \text{ V}$ , $V_{IN} = 24 \text{ V}$		1	$\mu\text{A}$
<b>V<sub>DD</sub></b>					
$I_{DD}$	Standby supply current	PWM = Float, SKIP# = $V_{DD}$ or 0 V	130		$\mu\text{A}$
		SKIP# = Float	8		$\mu\text{A}$
$I_{DD}$	Operating supply current	PWM = 50% Duty cycle, $f_{SW} = 500 \text{ kHz}$	7.8		$\text{mA}$
<b>POWER-ON RESET AND UNDERVOLTAGE LOCKOUT</b>					
$V_{DD}$ Rising	Power-on reset			4.15	V
$V_{DD}$ Falling	UVLO		3.7		V
	Hysteresis		0.2		$\text{mV}$
<b>PWM AND SKIP# I/O SPECIFICATIONS</b>					
$R_I$	Input impedance	Pull up to $V_{DD}$	1700		$\text{k}\Omega$
		Pull down (to GND)	800		
$V_{IH}$	Logic level high		2.65		V
$V_{IL}$	Logic level low		0.6		
$V_{IH}$	Hysteresis		0.2		
$V_{TS}$	Tri-state voltage		1.3	2	
$t_{THOLD(off1)}$	Tri-state activation time (falling) PWM <sup>(2)</sup>		60		ns
$t_{THOLD(off2)}$	Tri-state activation time (rising) PWM <sup>(2)</sup>		60		
$t_{TSKF}$	Tri-state activation time (falling) SKIP# <sup>(2)</sup>		1		$\mu\text{s}$
$t_{TSKR}$	Tri-state activation time (rising) SKIP# <sup>(2)</sup>		1		
$t_{3RD(PWM)}$	Tri-state exit time PWM <sup>(2)</sup>			100	ns
$t_{3RD(SKIP#)}$	Tri-state exit time SKIP# <sup>(2)</sup>			50	$\mu\text{s}$
<b>BOOTSTRAP SWITCH</b>					
$V_{FBST}$	Forward voltage	$I_F = 10 \text{ mA}$		120	$240 \text{ mV}$
$I_{RLEAK}$	Reverse leakage <sup>(2)</sup>	$V_{BST} - V_{DD} = 25 \text{ V}$		2	$\mu\text{A}$

(1) Measurement made with six 10  $\mu\text{F}$  (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across  $V_{IN}$  to  $P_{GND}$  pins.


(2) Specified by design.

## 7 Detailed Description

### 7.1 Overview

The CSD97396Q4M NexFET™ Power Stage is a highly optimized design for use in a high-power, high-density synchronous buck converter.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Powering CSD97396Q4M and Gate Drivers

An external  $V_{DD}$  voltage is required to supply the integrated gate driver IC and provide the necessary gate drive power for the MOSFETs. A  $1\ \mu\text{F}$  10 V X5R or higher ceramic capacitor is recommended to bypass  $V_{DD}$  pin to  $P_{GND}$ . A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a  $100\ \text{nF}$  16 V X5R ceramic capacitor between BOOT and BOOT\_R pins. An optional  $R_{BOOT}$  resistor can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the  $V_{SW}$  node. A typical  $1\ \Omega$  to  $4.7\ \Omega$  value is a compromise between switching loss and  $V_{SW}$  spike amplitude.


#### 7.3.2 Undervoltage Lockout (UVLO) Protection

The UVLO comparator evaluates the  $V_{DD}$  voltage level. As  $V_{DD}$  rises, both the Control FET and Sync FET gates hold actively low at all times until  $V_{DD}$  reaches the higher UVLO threshold ( $V_{UVLO\_H}$ ). Then the driver becomes operational and responds to PWM and SKIP# commands. If  $V_{DD}$  falls below the lower UVLO threshold ( $V_{UVLO\_L} = V_{UVLO\_H} - \text{Hysteresis}$ ), the device disables the driver and drives the outputs of the Control FET and Sync FET gates actively low. Figure 1 shows this function.

#### CAUTION

Do not start the driver in the very low power mode (SKIP# = Tri-state).

## Feature Description (continued)




**Figure 1. UVLO Operation**

### 7.3.3 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pull-up to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in [Figure 2](#).

When VDD reaches the UVLO\_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined by the PWM voltage range between PWM logic high ( $V_{IH}$ ) and logic low ( $V_{IL}$ ) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3 V (typical) and 5 V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4  $\mu$ s, regardless of the state of the SKIP# pin. Normal operation requires this time period in order for the auto-zero comparator to resume.



**Figure 2. PWM Tri-State Timing Diagram**

### 7.3.4 SKIP# Pin

The SKIP# pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP# is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When SKIP# is high, the ZX comparator disables, and the converter enters FCCM mode. When both SKIP# and PWM are tri-stated, normal operation forces the gate driver outputs low and the driver enters a low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When SKIP# is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50  $\mu$ s.

## Feature Description (continued)

Table 1 shows the logic functions of UVLO, PWM, SKIP#, the Control FET Gate and the Sync FET Gate.

**Table 1. Logic Functions of the Driver IC**

UVLO	PWM	SKIP#	SYNC FET GATE	CONTROL FET GATE	MODE
Active	—	—	Low	Low	Disabled
Inactive	Low	Low	High <sup>(1)</sup>	Low	DCM <sup>(1)</sup>
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	LQ <sup>(2)</sup>
Inactive	—	Tri-state	Low	Low	ULQ <sup>(3)</sup>

(1) Until zero crossing protection occurs.

(2) Low quiescent current (LQ)

(3) Ultra-low quiescent current (ULQ)

### 7.3.4.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

### 7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BST pin is replaced by a FET which is gated by the DRVL signal.

## 7.4 Device Functional Modes

Table 1 shows the different functional modes of CSD97396. The diode emulation mode is enabled with SKIP# pulled low, which improves light load efficiency. With PWM in tri-state, Power Stage enters LQ mode and the quiescent current is reduced to 130  $\mu$ A. When SKIP# is held in tri-state, ULQ mode is enabled and the current is decreased to 8  $\mu$ A.

## 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The Power Stage CSD97396Q4M is a highly optimized design for synchronous buck applications using NexFET devices with a 5 V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, SOA, and normalized graphs allow engineers to predict the product performance in the actual application.

### 8.2 Typical Application




**Figure 3. Application Schematic**


## Typical Application (continued)

### 8.2.1 Application Curves


$T_J = 125^\circ\text{C}$ , unless stated otherwise. The Typical CSD97396Q4M System Characteristic curves (see [Figure 6](#) and [Figure 7](#)) are based on measurements made on a PCB design with dimensions of 4.0" (W)  $\times$  3.5" (L)  $\times$  0.062" (T) and 6 copper layers of 1 oz. copper thickness. See [System Example](#) for detailed explanation.




**Figure 4. Power Loss vs Output Current**



**Figure 5. Power Loss vs Temperature**




**Figure 6. Safe Operating Area – PCB Horizontal Mount**



**Figure 7. Typical Safe Operating Area**


## Typical Application (continued)

$T_J = 125^\circ\text{C}$ , unless stated otherwise. The Typical CSD97396Q4M System Characteristic curves (see [Figure 6](#) and [Figure 7](#)) are based on measurements made on a PCB design with dimensions of 4.0" (W)  $\times$  3.5" (L)  $\times$  0.062" (T) and 6 copper layers of 1 oz. copper thickness. See [System Example](#) for detailed explanation.



**Figure 8. Normalized Power Loss vs Frequency**

**Figure 9. Normalized Power Loss vs Input Voltage**



**Figure 10. Normalized Power Loss vs Output Voltage**

**Figure 11. Normalized Power Loss vs Output Inductance**




Figure 12 shows the relationship between Driver Current and Switching Frequency. The x-axis ranges from 200 to 2200 kHz, and the y-axis ranges from 0 to 40 mA. The curve starts at approximately (200, 6) and increases linearly to about (2200, 38).

Parameter values for Figure 12:  
 $V_{IN} = 12 \text{ V}$     $V_{DD} = 5 \text{ V}$     $I_{OUT} = 25 \text{ A}$   
 $L_{OUT} = 0.29 \mu\text{H}$     $V_{OUT} = 1.8 \text{ V}$




Figure 13 shows the relationship between Driver Current and Junction Temperature. The x-axis ranges from -75 to 150 °C, and the y-axis ranges from 8.7 to 9.5 mA. The curve starts at approximately (-50, 8.8) and increases linearly to about (125, 9.4).

Parameter values for Figure 13:  
 $V_{IN} = 12 \text{ V}$     $V_{DD} = 5 \text{ V}$     $V_{OUT} = 1.8 \text{ V}$   
 $I_{OUT} = 25 \text{ A}$     $L_{OUT} = 0.29 \mu\text{H}$

**Figure 12. Driver Current vs Frequency**

**Figure 13. Driver Current vs Temperature**

## 8.3 System Example

### 8.3.1 Power Loss Curves

MOSFET centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. [Figure 4](#) plots the power loss of the CSD97396Q4M as a function of load current. This curve is measured by configuring and running the CSD97396Q4M as it would be in the final application (see [Figure 14](#)). The measured power loss is the CSD97396Q4M device power loss which consists of both input conversion loss and gate drive loss. [Equation 1](#) is used to generate the power loss curve.

$$\text{Power Loss} = (V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW\_AVG} \times I_{OUT}) \quad (1)$$


The power loss curve in [Figure 4](#) is measured at the maximum recommended junction temperature of  $T_J = 125^\circ\text{C}$  under isothermal test conditions.

### 8.3.2 SOA Curves

The SOA curves in the CSD97396Q4M datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. [Figure 6](#) and [Figure 7](#) outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W)  $\times$  3.5 inches (L)  $\times$  0.062 inch (T) and 6 copper layers of 1 oz. copper thickness.

### 8.3.3 Normalized Curves

The normalized curves in the CSD97396Q4M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.



**Figure 14. Power Loss Test Circuit**

## System Example (continued)

### 8.3.4 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the [Design Example](#)). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

#### 8.3.4.1 Design Example


Operating Conditions: Output Current ( $I_{OUT}$ ) = 20 A, Input Voltage ( $V_{IN}$ ) = 7 V, Output Voltage ( $V_{OUT}$ ) = 2.0 V, Switching Frequency ( $f_{SW}$ ) = 800 kHz, Output Inductor ( $L_{OUT}$ ) = 0.2  $\mu$ H

#### 8.3.4.2 Calculating Power Loss

- Typical Power Loss at 20 A = 3.71 W ([Figure 4](#))
- Normalized Power Loss for switching frequency  $\approx 1.01$  ([Figure 8](#))
- Normalized Power Loss for input voltage  $\approx 1.04$  ([Figure 9](#))
- Normalized Power Loss for output voltage  $\approx 1.04$  ([Figure 10](#))
- Normalized Power Loss for output inductor  $\approx 1.07$  ([Figure 11](#))
- **Final calculated Power Loss =  $3.71 \text{ W} \times 1.01 \times 1.04 \times 1.04 \times 1.07 \approx 4.34 \text{ W}$**

#### 8.3.4.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency  $\approx 0.16^\circ\text{C}$  ([Figure 8](#))
- SOA adjustment for input voltage  $\approx 0.42^\circ\text{C}$  ([Figure 9](#))
- SOA adjustment for output voltage  $\approx 0.46^\circ\text{C}$  ([Figure 10](#))
- SOA adjustment for output inductor  $\approx 0.74^\circ\text{C}$  ([Figure 11](#))
- **Final calculated SOA adjustment =  $0.16 + 0.42 + 0.46 + 0.74 \approx 1.78^\circ\text{C}$**



**Figure 15. Power Stage CSD97396Q4M SOA**

In the design example above, the estimated power loss of the CSD97396Q4M would increase to 4.23 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by  $1.78^\circ\text{C}$ . [Figure 15](#) graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of  $1.78^\circ\text{C}$ . In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.

## 9 Layout

### 9.1 Layout Guidelines

#### 9.1.1 Recommended PCB Design Overview


There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

#### 9.1.2 Electrical Performance

The CSD97396Q4M has the ability to switch at voltage rates greater than 10 kV/μs. Special care must be taken with the PCB layout design and placement of the input capacitors, inductor and output capacitors.

- The placement of the input capacitors relative to  $V_{IN}$  and  $P_{GND}$  pins of CSD97396Q4M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the  $V_{IN}$  and  $P_{GND}$  pins (see [Figure 16](#)). The example in [Figure 16](#) uses 1 × 1 nF 0402 25 V and 3 × 10 μF 1206 25 V ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C5, C8 and C6, C19 should follow in order.
- The bootstrap cap  $C_{BOOT}$  0.1 μF 0603 16 V ceramic capacitor should be closely connected between  $BOOT$  and  $BOOT_R$  pins
- The switching node of the output inductor should be placed relatively close to the Power Stage CSD97396Q4M  $V_{SW}$  pins. Minimizing the  $V_{SW}$  node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.<sup>(1)</sup>

### 9.2 Layout Example



**Figure 16. Recommended PCB Layout (Top Down View)**

### 9.3 Thermal Considerations

The CSD97396Q4M has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in [Figure 16](#) uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

## 10 器件和文档支持

### 10.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 10.2 商标

NexFET, E2E are trademarks of Texas Instruments.

Windows is a registered trademark of Microsoft Corporation.

All other trademarks are the property of their respective owners.

### 10.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 10.4 Glossary


[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

## 11 机械、封装和可订购信息


以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

### 11.1 机械制图




DIM	毫米			英寸		
	最小值	标称值	最大值	最小值	标称值	最大值
A	0.800	0.900	1.000	0.031	0.035	0.039
a1	0.000	0.000	0.080	0.000	0.000	0.003
b	0.150	0.200	0.250	0.006	0.008	0.010
b1	2.000	2.200	2.400	0.079	0.087	0.095
b2	0.150	0.200	0.250	0.006	0.008	0.010
c1	0.150	0.200	0.250	0.006	0.008	0.010
D2	3.850	3.950	4.050	0.152	0.156	0.160
E	4.400	4.500	4.600	0.173	0.177	0.181
E1	3.400	3.500	3.600	0.134	0.138	0.142
E2	2.000	2.100	2.200	0.079	0.083	0.087
e	0.400 典型值			0.016 典型值		
K	0.300 典型值			0.012 典型值		
L	0.300	0.400	0.500	0.012	0.016	0.020
L1	0.180	0.230	0.280	0.007	0.009	0.011
θ	0.00	—	—	0.00	—	—

## 11.2 建议印刷电路板 (PCB) 焊盘图案



## 11.3 建议模板开口



NOTE: 尺寸单位为 mm (英寸)。

模板厚度为 100μm。

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术 (上海) 有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD97396Q4M	ACTIVE	VSON-CLIP	DPC	8	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 150	97396M	<b>Samples</b>
CSD97396Q4MT	ACTIVE	VSON-CLIP	DPC	8	250	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 150	97396M	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

---

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司